Seiji Nagahara, Kazuhiro Takahata, Seiji Nakagawa, Takashi Murakami, Kazuhiro Takeda, Shinpei Nakamura, Makoto Ueki, Masaki Satake, Tatsuhiko Ema, Hiroharu Fujise, Hiroki Yonemitsu, Yuriko Seino, Shinichiro Nakagawa, Masafumi Asano, Yosuke Kitamura, Takayuki Uchiyama, Shoji Mimotogi, Makoto Tominaga
ADVANCES IN RESIST MATERIALS AND PROCESSING TECHNOLOGY XXVI 7273(Pt.2) 1-72733 2009年 査読有り
Resist process challenges for 32-nm node and beyond are discussed in this paper. For line and space (L/S) logic patterns, we examine ways to balance the requirements of resolution-enhancement techniques (RETs). In 32-nm node logic patterning, two-dimensional (2D) layout pattern deformation becomes more severe with stronger RET (e.g., narrow angle CQUAD illumination). Also pattern collapse more frequently happens in 2D-pattern layouts when stronger RET is used. In contrast, milder RET (annular illumination) does not induce the severe pattern collapse in 2D-pattern layout. For 2D-pattern layouts, stronger RET seems to worsen image contrast and results in high background-light in the resist pattern, which induces more pattern collapse. For the minimum-pitch L/S pattern in 32-nm node logic, annular illumination is acceptable for patterning with NA1.35 scanner when high contrast resist is used. For contact/via patterns, it is necessary to expand the overlapping CD process window. Better process margin is realized through the combination of hole-shrink technique and precise acid-diffusion control in an ArF chemically amplified resist.